Time interval measurement module implemented in SoC FPGA device
نویسندگان
چکیده
منابع مشابه
Time-interval Measurement System of High Resolution Implemented in Fpga Device
This paper describes a new time-interval measurement system of high resolution, which contains sixteen multi-tap delay lines. In practice, during single measuring cycle sixteen time-stamps are registered and collected twice. It means that measured time-interval can be precisely interpolated from collection of time-stamps even after each measuring cycle. This solution leads straight to increase ...
متن کاملArea-Time-Power of Modular Multipliers implemented in FPGA
Three modular multiplication algorithms are described and compared: the so-called Multiply and Reduce, the Shift and Add, and finally, the Montgomery product. An estimation of the cost of their combinational implementation using Xilinx FPGAs family is calculated. Practical results in term of area, delay, and power for both combinational and completely sequential implementations are presented.
متن کاملuRT51: AN EMBEDDED REAL-TIME PROCESSOR IMPLEMENTED ON FPGA DEVICES
−− In this paper we describe and evaluate the main features of the uRT51 processor. The uRT51 processor was designed for embedded realtime control applications. It is a processor architecture that incorporates the specific functions of a real-time system in hardware. It was described using synthesizable VHDL and it was implemented on FPGA devices. We describe how the uRT51 processor supports ti...
متن کاملFPGA Can be Implemented Using Advanced Encryption Standard Algorithm
This paper mainly focused on implementation of AES encryption and decryption standard AES-128. All the transformations of both Encryption and Decryption are simulated using an iterativedesign approach in order to minimize the hardware consumption. This method can make it avery low-complex architecture, especially in saving the hardware resource in implementing theAES InverseSub Bytes module and...
متن کاملEvolvable Hardware Implemented by FPGA
This paper deals with the implementation of the evolvable hardware by FPGA devices. The present work examines the dependence of particular aspects of the genetic algorithm for the evolvable hardware domain usage. Practical implementation of this algorithm by the FPGA circuit is researched as well. In the paper, two practical examples of evolvable circuits are shown – the combinational logic cir...
متن کاملذخیره در منابع من
با ذخیره ی این منبع در منابع من، دسترسی به آن را برای استفاده های بعدی آسان تر کنید
ژورنال
عنوان ژورنال: International Journal of Electronics and Telecommunications
سال: 2016
ISSN: 2300-1933
DOI: 10.1515/eletel-2016-0032